Abstract-The CMOS technology scaling has greatly improved the overall performance and density of Field Programmable Gate Array (FPGA), nonetheless the performance gap between FPGA and ASIC has remain very wide mainly due the programming overhead of FPGA. Three-Dimensional (3D) integration is a promising technology to reduce wire lengths. Through Silicon Vias (TSV) provide electrical connectivity between multiple active device planes in 3D integrated Circuits (ICs). TSVs require a significant silicon area compared to planar interconnects and also bring critical challenges to design of 3D ICs. In this paper we propose an architectural level TSV count optimization solution to minimize the TSV count without compromising the chip performance. The experimental results shows we are able to minimize 40% of TSV count in 3D Tree-based FPGA.
I. INTRODUCTION
The 3D integrated circuit (IC) technology has emerged as one of the most promising solutions for overcoming the challenges in interconnection and integration complexity in modern circuit designs [2] . TSV is the key enabling technology element for 3D integration, which is currently being actively evaluated as a potential solution to reduce the interconnect delay and increase the logic density in FPGA. In some recent studies shows that in Mesh-based FPGAs, 40%-80% of overall design delay and 90% of the chip area are attributed to programmable routing resources [1] . It has also reported that in Mesh-based FPGA, as much as 80% of the total power consumption is associated with routing resources. Considering the area, delay and power consumption overhead, the programmable routing resources is the key design element in FPGA design. In this paper we discus an innovative design methodology to minimize the TSV count of 3D Tree-based FPGA architecture.
II. 3D TREE-BASED FPGA ARCHITECTURE
In a Tree-based FPGA architecture [4] , The Logic Blocks (LBs) are grouped into clusters located at different levels. Each cluster contains a switch block to connect local LBs. The switch blocks are divided into Mini switch Blocks (MSB). As illustrated in Figure 1 , the Tree-based FPGA architecture unifies two unidirectional upward and downward interconnection networks using a Butterfly Fat-Tree topology to connect Downward MSBs (DMSB) and Upward MSBs (UMSB) to LBs inputs and outputs. A 3D interconnection network architecture for Tree-based FPGA presented in [4] . As illustrated in Figure 1 , in a Tree-based FPGA architecture, the programmable interconnects are arranged in a multilevel network with the switch blocks placed at different tree levels. In the 3D interconnect network organization, a horizontal break point introduced between tree level 3 and 4 based on the interconnect delay optimization. In the 3D design process, the logic blocks along with local programmable interconnects belong to tree levels 0 to 3 are placed in layer 1 and programmable interconnects belong to tree levels above the break point are placed in active layer 2 and interconnected using TSVs. A symbolic horizontal break point shown in Figure 1 .
The inter-layer vias (TSVs) are to be limited because they are large in size compared to the minimum feature size on the die. While the finest vias currently available are about 4µm diameter with a pitch of about 8µm [5] . Although the design engineers are trying to reduce the TSV dimensions, the minimum feature size on the die is also shrinking. Therefor the TSVs are expected to remain larger than the wire dimensions in metal layers within the die. Thus TSV count has to be minimized. In [7] a 3D place and route (TPR) was presented, to investigate the wire length and delay associated 3D Meshbased FPGA. TPR [7] is flexible on deciding the number of TSVs compared the horizontal channels, however all switch blocks are assumed to be 3D may lead to large number of unused TSV resources, which increase manufacturing cost.
III. TSV COUNT OPTIMIZATION
Considering the programmable interconnect overhead, FPGA is an ideal device that can benefit significantly by 3D integration, in which the circuits are integrated vertically by stacking multiple dies together and interconnected using TSVs [2] . Since FPGA is an interconnect dominated device, it is essential to minimize the TSV count because the TSVs consume more silicon area than horizontal interconnects. The TSV count optimization is performed using Rent's parameter [6] p defined for a Tree-based architecture shown in equation 1. The Tree level is represented as and k is the cluster arity, c is the number of in/out pins of an LB and IO is the number of in/out pins of a cluster located at level . A 2 level Treebased FPGA with rent value p=0.73 is illustrated in Figure 2 . For upward and downward network, reduction in the number of inputs at level impacts level + 1, since the number of inputs at level + 1 is equal to the number of inputs at level . The optimization of upward and downward networks based on Rent's parameter [6] is done as follows
(1)
A. The Downward Network Model
A cluster situated at level contains N in ( − 1) DMSB, where N in ( ) is the number of inputs of cluster located at 2013 IEEE COOL Chips XVI 978-1-4673-5782-1/13/$31.00 ©2013 IEEE level with k outputs and
inputs, whereas k is also the cluster arity size. Since DMSBs are full crossbar devices, the total number of switches at level cluster is k(N in ( )+kN out ( −1)). At each level , N k clusters, whereas N is total number Logic Blocks and the total number of switches or interconnects in the downward network is
Following equation 1, we can simplify the number of outputs of a Logic Block is N out (0) = c out and the number of inputs equal
and so on. The total interconnects used at each level can be calculated by equation 3.
B. The Upward Network Model
Similar to the downward interconnect network. The upward interconnect network also built using a Butterfly-Fat-Tree network topology. In level every cluster contains N out ( − 1) UMSBs with k inputs and outputs. UMBSs are also full crossbar devices with k 2 × N out ( − 1) switches at a level cluster. There are N k clusters at each level , and the total number of upward interconnection block is
N out (0) = c out is the outputs of Logic Block and using equation 1,
The total number of interconnect required for the upward interconnect network is calculated using equation 5
The total number interconnects in Tree-based FPGA architecture is
The TSV count minimization methodology is developed using Rent's parameter based iterative negotiation based on 3D Tree-based FPGA router [4] program. The aim is to find the best tradeoff between device routability and interconnect requirement of each MCNC application. TSV optimizer considers the same architecture with different rent parameter "p" values to find the minimum number of TSVs required to implement each application netlist. The 3D TSV optimizer router program as illustrated in Figure 3 select the horizontal break point level of tree interconnect and optimize the number of TSVs required between layer 1 and 2 of the 3D stacked Tree-based FPGA illustrated in Figure 4 . Once it finish the break point level, the TSV optimizer choose the other level above or below the break point level of the tree-based FPGA architecture, which could be either in active layer 1 or 2 to optimize the required interconnect in the upward and downward interconnection network. The 2 layer 3D stacked Tree-based FPGA architecture used for 3D TSV optimization illustrated in Figure 4 . The Logic Blocks and local interconnects upto tree level 0 to 3 were placed in layer 1 of the stacked 3D chip. Table I presents The TSV count optimization and performance analysis results of 3D Tree-based FPGA. An average reduction of 40.1% TSVs and an average speed degradation of 4.7% recorded in these experiments. A similar experiment on 3D Mesh-based FPGA for reduction of 30% TSV resulted in 6.47% degradation in performance as illustrated in Figure 5 . Table II present the Tree-based FPGA architecture level interconnect optimization results and area estimation. The results reported in Table II represent the average of 21 large MCNC benchmark circuits. Compared to 3D Mesh-based FPGA, the 3D Tree-based with TSV interconnections save ≈ 30% interconnect area and 53% performance improvement. Using our Rent based optimization methodology, the programmable interconnect overhead is reduced 63.4%. These experimental results confirm that 3D is a consistent architecture to build high density and high performance FPGA, which is unlikely to be attained in Mesh-based FPGA architecture.
IV. CONCLUSION
A systematic TSV count optimization methodology for 3D Tree-based FPGA presented. The issues associated with TSV size and count and its impact on design and manufacturing of 3D integrated circuits studied and presented. The study reveals the management of TSVs in a 3D stacked chip is essentials for guaranteed performance and yield. The architecture level methodology adopted based Rent parameter shows a performance degradation of 4.7% for a corresponding reduction of 40.1% TSVs. This result places 3D Tree-based FPGA as a viable alternative to build 3D re-configurable systems compared to 3D Meash-based FPGA. LB  LB  LB  LB  LB  LB  LB  LB  LB  LB  LB  LB  LB  LB  LB   UMSB   UMSB   DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB OUT   UMSB  UMSB  UMSB   DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB  DMSB 
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